# PATENT ABSTRACTS OF JAPAN



(11)Publication number:

2001-024202

(43)Date of publication of application: 26.01.2001

(51)Int.CI.

H01L 29/786 H01L 21/762

(21)Application number: 2000-186777

(71)Applicant: HYUNDAI ELECTRONICS IND CO

LTD

(22)Date of filing:

21.06.2000

(72)Inventor: RI GENCHO

RIJUKAN

(30)Priority

Priority number: 99 9924612

Priority date: 28.06.1999


Priority country: KR

## (54) SOI ELEMENT AND ITS MANUFACTURE

#### (57)Abstract:

PROBLEM TO BE SOLVED: To obtain an SOI element which prevents the generation of a leakage current due to a fringe effect, which prevents an increase in an OFF-leakage current and whose element characteristic and reliability are enhanced, by a constitution wherein a gate electrode is arranged only on an active region and its end parts are not covered.

SOLJTION: Since a gate-electrode pattern 32a is formed in such a way that a first conductive film which is left on an active region AR is etched, it is arranged only on the active region AR. On the other hand, a gate-electrode line 34a is arranged not only on the gate-electrode pattern 32a but also on a field region FR in such a way that it connects gate electrode patterns 32 which are arranged in a row and which are formed respectively on an adjacent active region AR. In this SOI element, a gate electrode which is composed of the gate-electrode pattern 32a and the gate-electrode line 34a is formed only on the active region AR, and a structure in which ends of the active region AR are not covered is formed. As a result, a leakage current at a time



not covered is formed. As a result, a leakage current at a time when a channel is first turned on at the ends of the active region AR is not generated.

### **LEGAL STATUS**

[Date of request for examination]

[Date of sending the examiner's decision of

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

## (19)日本国特許庁 (JP)

# (12) 公開特許公報(A)

(11)特許出顧公開番号 特開2001-24202 (P2001-24202A)

(43)公開日 平成13年1月26日(2001.1.26)

(51) Int.Cl.7	識別記号	FΙ		テーマコード(参考)
H01L 29/786		H01L 29	/78 6 2 1	
21/762		21	/76 D	
•		29	/78 617J	

### 審査請求 未請求 請求項の数16 OL (全 7 頁)


(21)出願番号	特顧2000-186777(P2000-186777)	(71)出額人	現代電子産業株式会社
(22)出顧日	平成12年6月21日(2000.6.21)		大韓民国京磯道利川市夫鉢邑牙美里山136 -1
(31)優先権主張番号 (32)優先日 (33)優先権主張国	1999/P24612 平成11年6月28日(1999.6.28) 韓国(KR)	(72)発明者	李 元 暢 大韓民国 ソウル 蘆原區 上渓 9洞 ボラムアパート 111-1007
		(72)発明者	李 宇 瀚 大韓民国 京畿道 利川市 大月面 郡梁 2里 115番地
		(74)代理人	100093399 弁理士 瀬谷 徹 (外1名)

# (54) 【発明の名称】 SOI素子及びその製造方法

## (57)【要約】

【目的】 端部リーク電流のないSOI素子及びその製造方法を提供する。

【構成】 ベース基板、埋め込み酸化膜及び半導体層の 積層構造からなるSOI基板;活性領域を限定するよう に、前記フィールド領域の該半導体層部分に前記埋め込み酸化膜と接するように形成された酸化膜;前記活性領域上のみに形成されたゲート酸化膜を持つゲート電極バターン;前記ゲート電極バターンの両側の前記半導体層 の活性領域内に形成されたソース及びドレイン領域;及 び一列に配列された活性領域の各々に形成されたゲート電極バターン間を連結するように、前記ゲート電極バターン上及びフィールド領域上に形成されたゲート電極ラインを含む。



#### 【特許請求の範囲】

【請求項1】 ベース基板、埋め込み酸化膜及び半導体 層の積層構造からなるSOI基板;活性領域を限定する ように、前記フィールド領域の該半導体層部分に前記埋 め込み酸化膜と接するように形成された酸化膜: 前記活 性領域上のみに形成されたゲート酸化膜を持つゲート電 極バターン;前記ゲート電極バターンの両側の前記半導 体層の活性領域内に形成されたソース及びドレイン領 域:及び、

一列に配列された活性領域の各々に形成されたゲート電 10 極バターン間を連結するように、前記ゲート電極バター ン上及びフィールド領域上に形成されたゲート電極ライ ンを含むことを特徴とするSOI素子。

【請求項2】 前記酸化膜は前記ソース及びドレイン領 域上にも形成されることを特徴とする請求項 1 記載のS 〇 【素子。

【請求項3】 前記酸化膜と前記ゲート電極パターンの 上部表面の高さが同様であることを特徴とする請求項1 記載のSOI素子。

【請求項4】 前記ゲート電極パターンとゲート電極ラ インの材質が異なることを特徴とする請求項 1 記載の S OI素子。

【請求項5】 前記ゲート電極バターンはポリシリコン 材質で、前記ゲート電極ラインは金属シリサイド材質で あることを特徴とする請求項4記載のSOI素子。

【請求項6】 前記ゲート電極バターンと前記ゲート電 極ラインの材質が同様であることを特徴とする請求項1 記載のSOI素子。

【請求項7】 前記ゲート電極ラインが前記ゲート電極 パターンよりも大幅であることを特徴とする請求項6記 30 載のSOI素子。

【請求項8】 ベース基板、埋め込み酸化膜及び半導体 層の積層構造からなるSOI基板を提供する段階;前記 半導体層上にゲート酸化膜と第1の導電膜を順次形成す る段階;活性領域が限定されるように、フィールド領域 の該部分の前記第1の導電膜、ゲート酸化膜及び半導体 層部分をエッチングする段階;前記結果物上に酸化膜を 蒸着する段階;前記エッチングした第1の導電膜が露出 するまで前記酸化膜を研磨する段階;前記エッチングし た第1の導電膜と前記研磨された酸化膜上に第2の導電 40 膜を蒸着する段階;前記第2の導電膜上にライン形態の マスクパターンを形成する段階;前記マスクパターンを 用いて前記第2の導電膜、エッチングした第1の導電膜 及びゲート酸化膜をエッチングすることで、前記活性領 域上のみに配置されるゲート電極パターンと一列に配列 された隣接する活性領域上に各々形成されたゲート電極 パターンを相互連結するゲート電極ラインを形成する段 階;及び、前記ゲート電極ラインの両側の前記半導体層 の活性領域内に各々ソース及びドレイン領域を形成する 段階を含むことを特徴とするSOI素子の製造方法。

【請求項9】 前記ゲート電極バターンとゲート電極ラ インは同じ材質で形成されることを特徴とする請求項8 記載のSOI素子の製造方法。

【請求項10】 前記ゲート電極バターンとゲート電極 ラインは異なる材質で形成されることを特徴とする請求 項8記載のSOI素子の製造方法。

【請求項11】 前記ゲート電極バターンはポリシリコ ンで形成され、前記ゲート電極ラインは金属シリサイド で形成されることを特徴とする請求項10記載のSOI 素子の製造方法。

【請求項12】 ベース基板、埋め込み酸化膜及び半導 体層の積層構造からなるSOI基板を提供する段階;前 記半導体層上にゲート酸化膜と第1の導電膜を順次形成 する段階;導電ラインが形成されるように、前記第1の 導電膜と前記ゲート酸化膜をパターニングする段階;前 記導電ラインの両側の前記半導体層内に各々ソース及び ドレイン領域を形成する段階:活性領域が限定されるよ うに、フィールド領域上のゲート酸化膜を持つ導電ライ ン及び半導体層をエッチングすることで、活性領域上の みにゲート電極パターンを形成する段階;前記結果物上 に酸化膜を蒸着する段階; 前記ゲート電極パターンが露 出するまで前記酸化膜を研磨する段階;及び、

前記ゲート電極パターン上及び酸化膜上に一列に配列さ れた隣接する活性領域上に各々形成されたゲート電極バ ターンを相互連結するゲート電極ラインを形成する段階 を含むことを特徴とするSOI素子の製造方法。

【請求項13】 前記ゲート電極パターンとゲート電極 ラインは同じ材質で形成されることを特徴とする請求項 12記載のSOI素子の製造方法。

【請求項14】 前記ゲート電極ラインが前記ゲート電 極バターンよりも大幅に形成されることを特徴とする請 求項13記載のSOI素子。

【請求項15】 前記ゲート電極パターンとゲート電極 ラインは異なる材質で形成されることを特徴とする請求 項12記載のSOI素子の製造方法。

【請求項16】 前記ゲート電極バターンはポリシリコ ンで形成され、前記ゲート電極ラインは金属シリサイド で形成されることを特徴とする請求項15記載のSOI 素子の製造方法。

# 【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、SOI(Silicon-On-Insulator) 素子及びその製造方法に関し、特に活性 領域の端部で発生するリーク電流を抑制できるSOI素 子及びその製造方法に関する。

[0002]

【従来の技術】近年、半導体素子の高性能化に伴い、バ ルクシリコンからなるシリコン基板の代わりに、ベース 基板、埋め込み酸化膜及び半導体層の積層構造からなる

50 SOI基板を用いた半導体集積技術が注目されている。

これは、前記SOI基板に形成された素子(以下、SOI素子と称する)が、通常の単結晶シリコン基板に形成された素子と比較して、接合容量(Junction Capacitance)の減少による高速化、しきい電圧(Threshold VoItage)の減少による低電圧化、及び完全な素子分離によるラッチーアップ(Latch-Up)の減少などの利点を持つためである。

【0003】一方、前記SOI素子の製造の際、活性領域を限定するための素子分離工程は通常の半導体製造工程と同様なLOCOSまたはトレンチ方式にて行われる。合わせて、前記素子分離工程はフィールド領域の該半導体層部分を埋め込み酸化膜までエッチングするメサ分離(MESA Isolation)方式にも行われる。

【0004】以下に前記メサ分離方式を用いて製作した 従来技術によるSOI素子及びその製造方法を、図1及 び図2を参照して説明する。尚、図1はその平面図であ り、図2はその製造方法を説明するための図1に示すII -II 線断面図である。

【0005】図1を参照して、活性領域ARは島状を持つようにフィールド領域FRの該半導体層3部分が埋め 20込み酸化膜2までエッチングされることにより限定される。ゲート電極12はライン形態で具備され、横方向または縦方向に隣接する活性領域は前記ゲート電極12によって相互に連結される。

【0006】図2を参照して、ベース基板1、埋め込み酸化膜2及び半導体層3の積層構造からなるSOI基板10が提供される。前記SOI基板10は、活性領域AR及び素子分離領域FRを有し、前記活性領域ARは、前記フィールド領域FRの該半導体層部分が前記埋め込み酸化膜2までエッチングされることにより限定される。ゲート酸化膜11を持つゲート電極12が前記活性領域ARの端部を覆うように前記結果物上に形成される。

#### [0007]

【発明が解決しようとする課題】しかし、前記メサ分離 方式を用いて製作した従来技術によるSOI素子は、前 記活性領域ARの端部が前記ゲート電極12で覆われる ことによりリーク電流を増加させ、その結果、駆動速度 の低下等の素子特性の低下を招く。

【0008】詳しくは、メサ分離方式を用いて製作した従来のSOI素子は、図2に示すように、活性領域ARの端部がゲート電極12で覆われた形態を持つ。この場合、前記ゲート電極12に所定電圧が印加されると、ゲートによる電場が前記活性領域ARの端部に集中する現象を引き起こす。ところが、この活性領域ARの端部への電場の集中は、前記活性領域ARの端部に形成されるチャンネルが前記活性領域AR内側に形成されるチャンネルよりも先にターンオン(Turn-On)する現象を引き起こすため、その結果、オフリーク電流(Off-leakage Current)が増加することにより素子特性が低下す

る。

【0009】図3は前記SOI素子に対するVG-ID曲線を示すグラフである。図において、実線は、端部による効果を含んだ実際VG-ID曲線を示し、点線は端部による効果を排除したVG-ID曲線を示す。

【0010】図3を参照して、活性領域の端部で発生するチャンネルがその内側部分で発生するチャンネルよりも先にターンオンすることにより、VG-ID曲線でハンブ(Hump)が発生する。また、VGS=0Vの時のオフリーク電流を比較してみれば、端部による効果が現れた場合のリーク電流が、そうでない場合のリーク電流よりも大きい。

【0011】 このように、メサ分離方式を用いてSOI 素子を製造する場合、端部効果によるリーク電流の増加 を防止することが、素子特性低下を解決する必須の課題 である。

【0012】本発明は前記課題を解決するために創案されたものであり、その目的は、端部リーク電流のないSOI素子を提供することである。また、本発明の他の目的は、端部リーク電流のないSOI素子の製造方法を提供することである。

#### [0013]

【課題を解決するための手段】前記目的を達成するために本発明によるSOI素子は、ベース基板、埋め込み酸化膜、及び半導体層の積層構造からなるSOI基板:活性領域を限定するように、前記フィールド領域の該半導体層部分に前記埋め込み酸化膜と接するように形成された酸化膜;前記活性領域上のみに形成されたゲート酸化膜を持つゲート電極パターン:前記ゲート電極パターンの両側の前記半導体層の活性領域内に形成されたソース及びドレイン領域;及び一列に配列された活性領域の各々に形成されたゲート電極パターン間を連結するように、前記ゲート電極パターン上及びフィールド領域上に形成されたゲート電極ラインを含む。

【0014】また、本発明によるSOI素子の製造方法 は、ベース基板、埋め込み酸化膜及び半導体層の積層構 造からなるSOI基板を提供する段階;前記半導体層上 にゲート酸化膜と第1の導電膜を順次形成する段階;活 性領域が限定されるように、フィールド領域の該部分の 前記第1の導電膜、ゲート酸化膜及び半導体層部分をエ ッチングする段階;前記結果物上に酸化膜を蒸着する段 階;前記エッチングした第1の導電膜が露出するまで前 記酸化膜を研磨する段階;前記エッチングした第1の導 電膜と前記研磨された酸化膜上に第2の導電膜を蒸着す る段階;前記第2の導電膜上にライン形態のマスクバタ ーンを形成する段階;前記マスクパターンを用いて前記 第2の導電膜、エッチングした第1の導電膜及びゲート 酸化膜をエッチングすることで、前記活性領域上のみに 配置されるゲート電極パターンと一列に配列された隣接 50 する活性領域上に各々形成されたゲート電極パターンを

相互連結するゲート電極ラインを形成する段階;及び前 記ゲート電極ラインの両側の前記半導体層の活性領域内 に各々ソース及びドレイン領域を形成する段階を含む。

【0015】さらに、本発明によるSOI素子の製造方 法は、ベース基板、埋め込み酸化膜及び半導体層の積層 構造からなるS○Ⅰ基板を提供する段階:前記半導体層 上にゲート酸化膜と第1の導電膜を順次形成する段階; 導電ラインが形成されるように、前記第1の導電膜と前 記ゲート酸化膜をパターニングする段階;前記導電ライ ンの両側の前記半導体層内に各々ソース及びドレイン領 10 域を形成する段階;活性領域が限定されるように、フィ ールド領域上のゲート酸化膜を持つ導電ライン及び半導 体層をエッチングすることで、活性領域上のみにゲート 電極バターンを形成する段階;前記結果物上に酸化膜を 蒸着する段階;前記ゲート電極バターンが露出するまで 前記酸化膜を研磨する段階;及び前記ゲート電極バター ン上及び酸化膜上に一列に配列された隣接する活性領域 上に各々形成されたゲート電極パターンを相互連結する ゲート電極ラインを形成する段階を含む。

【0016】本発明及びその実施の形態は、以下の説明 20 及び図面を参照することにより、より良く理解可能とな る。

#### [0017]

【発明の実施の形態】以下、添付図面に基づいて、本発 明の好適実施例を詳細に説明する。図4乃至図9は本発 明の実施例によるSOI素子の製造方法を説明するため の断面図である。

【0018】図4を参照して、全体を支持するベース基 板21、前記ベース基板21上に配置されて完全な素子 分離を提供する埋め込み酸化膜22、及び前記埋め込み 30 果、トランジスタのようなSOI素子が完成する。 酸化膜22上に配置されて活性領域を提供する半導体層 23の積層構造からなるSOI基板30が提供される。 前記SOI基板30は、活性領域AR及びフィールド領 域FRを持つ。前記半導体層23は100~5,000 Aの厚さを持つことが望ましい。ゲート酸化膜31が前 記半導体層23上に形成され、第1の導電膜32が前記 ゲート酸化膜31上に蒸着される。前記第1の導電膜3 2は、望ましくはポリシリコン膜である。

【0019】図5を参照して、素子が形成される活性領 域ARがフィールド領域FR上に形成された第1の導電 膜部分、ゲート酸化膜部分及び半導体層部分を、前記埋 め込み酸化膜22が露出するまでエッチングするメサ分 離方式により限定される。図10は、図5に対応する平 面図である。図に示すように、前記エッチングした第1 の導電膜32は前記活性領域AR上のみに残留する。

【0020】図6を参照して、酸化膜33が前記エッチ ングした第1の導電膜32を完全に覆う程度の充分な厚 さで前記結果物上に蒸着される。その後、前記酸化膜3 3は前記エッチングした第1の導電膜32が露出するま でCMP (Chemical Mechanical Polishing) 工程に

より研磨される。この結果、前記酸化膜33はフィール ド領域FR上のみに残留する。

【0021】図7を参照して、第2の導電膜34が前記 研磨された酸化膜33及び前記エッチングした第1の導 電膜32上に蒸着される。ここで、前記第2の導電膜3 4は、前記第1の導電膜32と同じ物質であるか、或い は異なる物質である。例えば、前記第1の導電膜32が ポリシリコン膜であれば、前記第2の導電膜34は金属 シリサイド膜であるのが望ましい。フォトレジストから なるマスクパターン35が前記第2の導電膜34上にラ イン形態で形成される。

【0022】図8を参照して、ゲート電極ライン34a 及びゲート電極パターン32aがエッチングマスクとし て前記マスクバターン (不図示) を用いて第2の導電 膜、第1の導電膜及びゲート酸化膜をエッチングするこ とにより形成される。しかる後に、前記マスクパターン は除去される。

【0023】ととで、前記ゲート電極バターン32aは 活性領域AR上に残留した第1の導電膜がエッチングさ れることにより形成されるため、前記活性領域AR上の みに配置される。反面、前記ゲート電極ライン34aは 一列に配列された隣接する活性領域AR上に各々形成さ れたゲート電極バターン間を相互に連結するように、前 記ゲート電極パターン32a上は勿論、フィールド領域 FR上にも配置される〔図11 (a), 11 (b)〕。 【0024】図9を参照して、ソース及びドレイン領域 36、37が、マスクとして前記ゲート電極ライン34 aを用いるイオン注入工程によって前記ゲート電極ライ ン34aの両側の半導体層部分内に形成される。この結

【0025】前記工程により製作した本発明によるSO 【素子において、ゲート電極パターンとゲート電極ライ ンからなるゲート電極は、活性領域上のみに形成される だけで、活性領域の端部を覆わない構造に形成されるた め、前記活性領域の端部でチャンネルが先にターンオン されることによるリーク電流は発生しない。よって、本 発明によるSOI素子は端部効果によるオフリーク電流 の増加を防止できるために、その特性及び信頼性を向上 させることができる。

【0026】図12乃至図16は本発明の他の実施例に よるSOI素子の製造方法を説明するための断面図であ る。ととで、先の実施例と同じ部分は同一の符号にて示

[0027]図12を参照して、ベース基板21、埋め 込み酸化膜22及び半導体層23の積層構造からなるS 〇 I 基板30が提供され、ゲート酸化膜31、及び第1 の導電膜42が前記半導体層23上に順次形成される。 前記第1の導電膜42及びゲート酸化膜31はライン形 態を持つようにパターニングされる(図17参照)。

【0028】ソース及びドレイン領域36、37がマス 50

クとして前記パターニングされた第1の導電膜42を用いるイオン注入工程によって前記第1の導電膜42の両側の半導体層部分内に形成される。

【0029】図13を参照して、フォトレジストからなるマスクパターン50が前記結果物上に活性領域ARを 覆うように形成される。

【0030】図14を参照して、活性領域ARは前記マスクパターン(不図示)を用いて露出した半導体層部分を埋め込み酸化膜22が露出するまでエッチングすることにより限定される。このとき、前記エッチングの間に、フィールド領域FR上に形成された第1の導電膜及びゲート酸化膜部分が共にエッチングされ、この結果、ゲート酸化膜を持つゲート電極パターン42aが前記活性領域AR上のみに配置されるように形成される。しかる後に、前記マスクパターンは除去される。

【0031】図18は前記工程の結果を示す前記図14 に対応する平面図である。図に示すように、前記ゲート電極パターン42aは活性領域AR上のみに配置される。

【0032】図15を参照して、酸化膜33が前記結果 20物上に蒸着され、その後、前記ゲート電極バターン42 aの上面が露出するまでCMP工程により研磨される。【0033】図16を参照して、第2の導電膜が前記結果物上に蒸着され、その後、ゲート電極ライン44aは前記第2の導電膜がバターニングされることにより形成される。前記ゲート電極ライン44aは先の実施例と同様に、一列に配列された隣接する活性領域AR上に各々形成されたゲート電極バターンを相互連結するように形成される。

【0034】前記ゲート電極ライン44aは、前記ゲート電極パターン42aと異なる材質で形成することができる。例えば、前記ゲート電極パターン42aがポリシリコン膜で形成された場合、前記ゲート電極ライン44aは金属シリサイド膜で形成するのが望ましい。

【0035】また、前記ゲート電極ライン44aは、前記ゲート電極パターン42aと同じ材質で形成することができる。との場合、前記ゲート電極ライン44aを形成するためのエッチング時に、誤整列により図19に示す様なゲート酸化膜31が露出するため、素子の信頼性が低下する。よって、前記ゲートライン44aは前記ゲート電極パターン42aと同じ材質で形成される場合、誤整列によるゲート酸化膜31の露出が防止される様に、前記ゲート電極パターン42aよりも大幅に形成されるのが望ましい。

【0036】尚、本発明は前記実施例に限定されず、本 発明の趣旨から逸脱しない範囲内で多様に変更実施する ことが可能である。

#### [0037]

【発明の効果】以上説明のように本発明は、ゲート電極 が活性領域上のみに配置されて、その端部を覆わないよ 50

うに構成したととから、端部効果によるリーク電流の発 生を防止できる。とれにより、オフリーク電流の増加を

防止でき、素子特性及び信頼性を向上させることができる。

# 【図面の簡単な説明】

【図1】メサ分離方式を用いて製作した従来技術による SOI素子を示す平面図である。

【図2】前記SOI素子の製造方法を説明するための図 1 に示すII-II <sup>\*</sup>線に沿う断面図である。

10 【図3】ゲート電圧に対するドレイン電流の変化を示す VG-ID曲線である。

【図4】本発明の表施例によるSOI素子の製造方法を 説明するための断面図である。

【図5】本発明の実施例によるSOI素子の製造方法を 説明するための断面図である。

【図6】本発明の実施例によるSOI素子の製造方法を 説明するための断面図である。

【図7】本発明の実施例によるSOI素子の製造方法を 説明するための断面図である。

【図8】本発明の実施例によるSOI素子の製造方法を 説明するための断面図である。

【図9】本発明の実施例によるSOI素子の製造方法を 説明するための断面図である。

【図10】図5に対応する平面図である。

【図11】(a)は、図8に対応する平面図であり、

(b) は、(a) のY-Y  $\hat{a}$  線に沿う断面図である。

【図12】本発明の他の実施例によるSOI素子の製造 方法を説明するための断面図である。

【図13】本発明の他の実施例によるSOI素子の製造 方法を説明するための断面図である。

【図14】本発明の他の実施例によるSOI素子の製造 方法を説明するための断面図である。

【図15】本発明の他の実施例によるSOI素子の製造 方法を説明するための断面図である。

【図16】本発明の他の実施例によるSOI素子の製造 方法を説明するための断面図である。

【図17】図12に対応する平面図である。

【図18】図14に対応する平面図である。

【図19】本発明の他の実施例により形成されたゲート 10 電極ラインとゲート電バターンとの間の誤整列が発生し た状態を示す断面図である。

#### 【符号の説明】

- 21 ベース基板
- 22 埋め込み酸化膜
- 23 半導体層
- 30 SOI基板
- 31 ゲート酸化膜
- 32.42 第1の導電膜
- 32a、42a ゲート電極パターン


) 33 酸化膜

8

特開2001-24202


【図11】

(a)




[図16]


【図17】




(b)



【図18】



【図19】



# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2001-024202

(43)Date of publication of application: 26.01.2001

(51)Int.CI.

H01L 29/786 H01L 21/762

(21)Application number: 2000-186777

(71)Applicant:

HYUNDAI ELECTRONICS IND CO LTD

21.06.2000 (22)Date of filing:

(72)Inventor:

RI GENCHO

**RI UKAN** 

(30)Priority

Priority number : 99 9924612

Priority date: 28.06.1999


Priority country: KR

# (54) SOI ELEMENT AND ITS MANUFACTURE

(57)Abstract:

PROBLEM TO BE SOLVED: To obtain an SOI element which prevents the generation of a leakage current due to a fringe effect, which prevents an increase in an OFFleakage current and whose element characteristic and reliability are enhanced, by a constitution wherein a gate electrode is arranged only on an active region and its end

parts are not covered. SOLUTION: Since a gate-electrode pattern 32a is formed in such a way that a first conductive film which is left on an active region AR is etched, it is arranged only on the active region AR. On the other hand, a gate-electrode line 34a is arranged not only on the gate-electrode pattern 32a but also on a field region FR in such a way that it connects gate electrode patterns 32 which are arranged in a row and which are formed respectively on an adjacent active region AR. In this SOI element, a gate electrode which is composed of the gate-electrode pattern 32a and the gateelectrode line 34a is formed only on the active region AR, and a structure in which ends of the active region AR are not covered is formed. As a result, a leakage current at a time when a channel is first turned on at the ends of the active region AR is not generated.



#### LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. \*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **CLAIMS**

#### [Claim(s)]

[Claim 1] The SOI substrate which consists of a laminated structure of a base substrate, an embedding oxide film, and a semiconductor layer, so that an active region may be limited So that a part for this semiconductor layer of the aforementioned field field may be touched with the aforementioned embedding oxide film The source and the drain field which were formed in the active region of the aforementioned semiconductor layer of the both sides of the gate electrode pattern; aforementioned gate electrode pattern with the gate oxide film formed only on the formed oxide—film; aforementioned active region; It reaches. The silicon—on—insulator desubstrate characterized by including the gate electrode line formed on the aforementioned gate electrode pattern and the field field so that between the gate electrode patterns formed in each of the active region arranged by the single tier may be connected.

[Claim 2] The aforementioned oxide film is a silicon-on-insulator desubstrate according to claim 1 characterized by being formed also on the aforementioned source and a drain field.

[Claim 3] The silicon-on-insulator desubstrate according to claim 1 characterized by the height on the front face of up of the aforementioned oxide film and the aforementioned gate electrode pattern being the same.

[Claim 4] The silicon-on-insulator desubstrate according to claim 1 characterized by the quality of the materials of the aforementioned gate electrode pattern and a gate electrode line differing.

[Claim 5] The aforementioned gate electrode pattern is a silicon-on-insulator desubstrate according to claim 4 characterized by the aforementioned gate electrode line being the metal silicide quality of the material with the polysilicon contest quality of the material. [Claim 6] The silicon-on-insulator desubstrate according to claim 1 characterized by the quality of the material of the aforementioned gate electrode pattern and the aforementioned gate electrode line being the same.

[Claim 7] The silicon-on-insulator desubstrate according to claim 6 characterized by the aforementioned gate electrode line being larger than the aforementioned gate electrode pattern.

[Claim 9] The aforementioned gate electrode pattern and a gate electrode line are the manufacture method of the silicon-on-insulator desubstrate according to claim 8 characterized by being formed with the same quality of the material.

[Claim 10] The aforementioned gate electrode pattern and a gate electrode line are the manufacture method of the silicon-on-insulator desubstrate according to claim 8 characterized by being formed with the different quality of the material.

[Claim 11] It is the manufacture method of the silicon-on-insulator desubstrate according to claim 10 characterized by forming the aforementioned gate electrode pattern with contest polysilicon, and forming the aforementioned gate electrode line by metal silicide. [Claim 12] The stage which forms a gate oxide film and the 1st electric conduction film one by one on the stage; aforementioned semiconductor layer which offers the SOI substrate which consists of a laminated structure of a base substrate, an embedding oxide film, and a semiconductor layer; so that an electric conduction line may be formed The stage which forms the source and a drain field respectively in the aforementioned semiconductor layer of the both sides of the stage; aforementioned electric conduction line which carries out patterning of the electric conduction film and the aforementioned gate oxide film of the above 1st; so that an active region may be limited By \*\*\*\*\*\*\*\*\*\*\*ing, an electric conduction line and a semiconductor layer with the gate oxide film on a field field The stage which grinds the aforementioned oxide film until the stage; aforementioned gate electrode pattern which carries out the vacuum evaporation of the oxide film to the stage; aforementioned result lifter which forms a gate electrode pattern only on an active region is exposed; It reaches. The manufacture method of the silicon-on-insulator desubstrate characterized by including the stage which forms the gate electrode line which links the gate electrode pattern respectively formed on the adjoining active region arranged by the single tier on the aforementioned gate electrode pattern and the oxide film.

[Claim 13] The aforementioned gate electrode pattern and a gate electrode line are the manufacture method of the silicon-on-insulator desubstrate according to claim 12 characterized by being formed with the same quality of the material.

[Claim 14] The silicon-on-insulator desubstrate according to claim 13 characterized by forming the aforementioned gate electrode line more sharply than the aforementioned gate electrode pattern.

[Claim 15] The aforementioned gate electrode pattern and a gate electrode line are the manufacture method of the silicon-on-insulator desubstrate according to claim 12 characterized by being formed with the different quality of the material.

[Claim 16] It is the manufacture method of the silicon-on-insulator desubstrate according to claim 15 characterized by forming the aforementioned gate electrode pattern with contest polysilicon, and forming the aforementioned gate electrode line by metal silicide.

[Translation done.]

*(*°:

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

# DETAILED DESCRIPTION

[Detailed Description of the Invention]

[The technical field to which invention belongs] Especially this invention relates to the silicon-on-insulator desubstrate which can suppress the leakage current generated at the edge of an active region, and its manufacture method about a SOI (Silicon-On-Insulator) element and its manufacture method.

[Description of the Prior Art] In recent years, the semiconductor accumulation technology using the SOI substrate which consists of a laminated structure of a base substrate, an embedding oxide film, and a semiconductor layer attracts attention with highly-efficient-izing of a semiconductor device instead of the silicon substrate which consists of bulk silicon. This is because the element (a silicon-on-insulator desubstrate is called hereafter) formed in the aforementioned SOI substrate has advantages, such as reduction of improvement in the speed by reduction in a junction capacitance (Junction Capacitance), low-battery-izing by reduction in threshold voltage (Threshold Voltage), and the latch-rise (Latch-Up) by perfect isolation, as compared with the element formed in the usual single-crystal-silicon

[0003] On the other hand, the isolation process for limiting an active region is performed by the same usual LOCOS or same usual trench format as a semiconductor manufacturing process in the case of manufacture of the aforementioned silicon-on-insulator desubstrate. It doubles and the aforementioned isolation process is performed also to the mesa separation (MESA Isolation) method which embeds a part for this semiconductor layer of a field field, and \*\*\*\*\*\*\*\*\* to an oxide film.

[0004] The silicon-on-insulator desubstrate by the conventional technology which used and manufactured the aforementioned mesa separation method below, and its manufacture method are explained with reference to drawing 1 and drawing 2. In addition, drawing 1 is the plan and drawing 2 is an II-II'line cross section shown in drawing 1 for explaining the manufacture method.

[0005] With reference to drawing 1, an active region AR is limited by this semiconductor layer 3 portion of the field field FR embedding, and \*\*\*\*\*\*\*\*ing to an oxide film 2 so that it may have the shape of an island. The gate electrode 12 is provided with a line gestalt, and the active region which adjoins a longitudinal direction or lengthwise is mutually connected by the aforementioned gate electrode 12. [0006] With reference to drawing 2, the SOI substrate 10 which consists of a laminated structure of the base substrate 1, the embedding oxide film 2, and the semiconductor layer 3 is offered. The aforementioned SOI substrate 10 has an active region AR and the isolation field FR, and the aforementioned active region AR is limited by a part for this semiconductor layer of the aforementioned field field FR \*\*\*\*\*\*\*\*ing to the aforementioned embedding oxide film 2. It is formed in the aforementioned result lifter so that the gate electrode 12 with the gate oxide film 11 may cover the edge of the aforementioned active region AR.

[Problem(s) to be Solved by the Invention] However, by covering the edge of the aforementioned active region AR by the aforementioned gate electrode 12, the silicon-on-insulator desubstrate by the conventional technology manufactured using the aforementioned mesa separation method makes a leakage current increase, consequently causes the fall of element properties, such as a fall of drive speed. [0008] In detail, the conventional silicon-on-insulator desubstrate manufactured using the mesa separation method has the gestalt by which the edge of an active region AR was covered by the gate electrode 12, as shown in drawing 2. In this case, if predetermined voltage is impressed to the aforementioned gate electrode 12, the phenomenon which the electric field by the gate concentrate on the edge of the aforementioned active region AR will be caused. However, in order that concentration of the electric field to the edge of this active region AR may cause the phenomenon in which the channel formed in the edge of the aforementioned active region AR carries out a turn-on (Turn-On) ahead of the channel formed in the aforementioned active-region AR inside consequently, when an OFF leakage current (Off-

leakage Current) increases, an element property falls. [0009] Drawing 3 is a graph which shows the VG-ID curve to the aforementioned silicon-on-insulator desubstrate. In drawing, a solid line shows an actual VG-ID curve including the effect by the edge, and a dotted line shows the VG-ID curve which eliminated the effect by the

[0010] When the channel generated at the edge of an active region carries out a turn-on ahead of the channel generated in the inside portion with reference to drawing 3, a hump (Hump) occurs with an VG-ID curve. Moreover, if the OFF leakage current at the time of VGS=0V is compared, a leakage current when the effect by the edge shows up is larger than a leakage current when that is not right. [0011] Thus, when manufacturing a silicon-on-insulator desubstrate using a mesa separation method, preventing the increase in the leakage current by the edge effect is the indispensable technical problem which solves an element property fall.

[0012] Originated in order that this invention may solve the aforementioned technical problem, the purpose is offering a silicon-on-insulator desubstrate without an edge leakage current. Moreover, other purposes of this invention are offering the manufacture method of a siliconon-insulator desubstrate without an edge leakage current.

[Means for Solving the Problem] In order to attain the aforementioned purpose, the silicon-on-insulator desubstrate by this invention A base substrate, an embedding oxide film, and the SOI substrate that consists of a laminated structure of a semiconductor layer, so that an active region may be limited So that a part for this semiconductor layer of the aforementioned field may be touched with the aforementioned embedding oxide film Formed oxide-film; A gate electrode pattern with the gate oxide film formed only on the aforementioned active region; so that between the gate electrode patterns formed in each of the active region arranged by source and drain field; and the single tier which were formed in the active region of the aforementioned semiconductor layer of the both sides of the aforementioned gate electrode pattern may be connected The gate electrode line formed on the aforementioned gate electrode pattern and the field field is included.

[0014] Moreover, the manufacture method of the silicon-on-insulator desubstrate by this invention The stage which forms a gate oxide film and the 1st electric conduction film one by one on the stage; aforementioned semiconductor layer which offers the SOI substrate which consists of a laminated structure of a base substrate, an embedding oxide film, and a semiconductor layer; so that an active region may be limited The electric conduction film of the above 1st of this portion of a field field, The stage which carries out the vacuum evaporationo of the oxide film to the stage; aforementioned result lifter which \*\*\*\*\*\*\*\* a part for a gate oxide film and a semiconductor layer; until the 1st electric conduction film which carried out [ aforementioned ] etching is exposed The aforementioned mask pattern is used. The stage which forms the mask pattern of a line gestalt on the electric conduction film of the stage; above 2nd which carries out the vacuum evaporationo of the 2nd electric conduction film on the oxide film by which polish was carried out [ aforementioned ] with the 1st electric conduction film which ground the aforementioned oxide film and carried out the stage; aforementioned etching. The electric conduction film of the above 2nd, By \*\*\*\*\*\*\*\*\*ing, the 1st electric conduction film and gate oxide film which \*\*\*\*\*\*\*\*ed In the active region of the aforementioned semiconductor layer of the both sides of stage; which forms the gate electrode line which links the gate electrode pattern arranged only on the aforementioned active region, and the gate electrode pattern respectively formed on the adjoining active region arranged by the single tier, and the aforementioned gate electrode line, respectively The source And the stage which forms a drain field is

[0015] Furthermore, the manufacture method of the silicon-on-insulator desubstrate by this invention The stage which forms a gate oxide film and the 1st electric conduction film one by one on the stage; aforementioned semiconductor layer which offers the SOI substrate which consists of a laminated structure of a base substrate, an embedding oxide film, and a semiconductor layer, so that an electric conduction line may be formed The stage which forms the source and a drain field respectively in the aforementioned semiconductor layer of the both sides of the stage; aforementioned electric conduction line which carries out patterning of the electric conduction film and the aforementioned gate oxide film of the above 1st; so that an active region may be limited By \*\*\*\*\*\*\*\*ing, an electric conduction line and a semiconductor layer with the gate oxide film on a field field The stage which carries out the vacuum evaporationo of the oxide film to the stage; aforementioned result lifter which forms a gate electrode pattern only on an active region; until the aforementioned gate electrode pattern is exposed The stage which forms the gate electrode line which links the gate electrode pattern respectively formed on the adjoining active region arranged by the single tier on stage; which grinds the aforementioned oxide film, the aforementioned gate electrode

[0016] By referring to the following explanation and a drawing, it is better and an understanding of this invention and the gestalt of the operation is attained.

[Embodiments of the Invention] Hereafter, based on an accompanying drawing, the suitable example of this invention is explained in detail. Drawing 4 or drawing 9 is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by the example of

[0018] The SOI substrate 30 which consists of a laminated structure of the semiconductor layer 23 which is arranged on the embedding oxide film 22 which is arranged with reference to drawing 4 on the base substrate 21 which supports the whole, and the aforementioned base substrate 21, and offers perfect isolation, and the aforementioned embedding oxide film 22, and offers an active region is offered. The aforementioned SOI substrate 30 has an active region AR and the field field FR. As for the aforementioned semiconductor layer 23, it is desirable to have the thickness of 100-5,000A. The gate oxide film 31 is formed on the aforementioned semiconductor layer 23, and the vacuum evaporationo of the 1st electric conduction film 32 is carried out on the aforementioned gate oxide film 31. The electric conduction film 32 of the above 1st is a polysilicon contest film desirably.

[0019] It is limited by the mesa separation method which \*\*\*\*\*\*\* until the aforementioned embedding oxide film 22 exposes a part for the 1st electric conduction film portion by which the active region AR in which an element is formed was formed on the field field FR, a gate oxide-film portion, and a semiconductor layer with reference to drawing 5. Drawing 10 is a plan corresponding to drawing 5. As shown in drawing, the 1st electric conduction film 32 which carried out [ aforementioned ] etching remains only on the aforementioned active

[0020] With reference to drawing 6, the vacuum evaporation of the 1st electric conduction film 32 in which the oxide film 33 carried out [ aforementioned ] etching is completely carried out to the aforementioned result lifter by sufficient thickness about a wrap. Then, the aforementioned oxide film 33 is ground by the CMP (Chemical Mechanical Polishing) process until the 1st electric conduction film 32 which carried out [ aforementioned ] etching is exposed. Consequently, the aforementioned oxide film 33 remains only on the field field FR. [0021] With reference to drawing 7, vacuum evaporationo is carried out on the oxide film 33 and the 1st electric conduction film 32 which carried out [ aforementioned ] etching with which polish of the 2nd electric conduction film 34 was carried out [ aforementioned ]. Here, the electric conduction film 34 of the above 2nd is matter which is the same matter as the electric conduction film 32 of the above 1st, or is different. For example, if the electric conduction film 32 of the above 1st is a polysilicon contest film, as for the electric conduction film 34 of the above 2nd, it is desirable that it is a metal silicide film. The mask pattern 35 which consists of a photoresist is formed with a line gestalt on the electric conduction film 34 of the above 2nd.

[0022] With reference to drawing 8, when gate electrode line 34a and gate electrode pattern 32a \*\*\*\*\*\*\* the 2nd electric conduction film, the 1st electric conduction film, and a gate oxide film, using the aforementioned mask pattern (un-illustrating) as an etching mask, it is formed. After an appropriate time, the aforementioned mask pattern is removed.

[0023] Here, since the 1st electric conduction film which remained on the active region AR is formed by \*\*\*\*\*\*\*\*\*ing, the aforementioned gate electrode pattern 32a is arranged only on the aforementioned active region AR. On the other hand, the aforementioned gate electrode line 34a is arranged also on the field field FR as well as an aforementioned gate electrode pattern 32a top so that between the gate electrode patterns respectively formed on the adjoining active region AR arranged by the single tier may be

[0024] With reference to drawing 9, the source and the drain fields 36 and 37 are formed in the semiconductor layer part of the both sides of the aforementioned gate electrode line 34a of the ion-implantation process using the aforementioned gate electrode line 34a as a mask. Consequently, a silicon-on-insulator desubstrate like a transistor is completed.

[0025] In the silicon-on-insulator desubstrate by this invention manufactured according to the aforementioned process, since the gate electrode which consists of a gate electrode pattern and a gate electrode line is only formed only on an active region and is formed in the structure which does not cover the edge of an active region, the leakage current by the turn-on of the channel being previously carried out at the edge of the aforementioned active region is not generated. Therefore, since the silicon-on-insulator desubstrate by this invention can prevent the increase in the OFF leakage current by the edge effect, it can raise the property and reliability. [0026] Drawing 12 or drawing 16 is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by other

examples of this invention. Here, the same sign shows the same portion as a previous example. [0027] With reference to drawing 12, the SOI substrate 30 which consists of a laminated structure of the base substrate 21, the embedding oxide film 22, and the semiconductor layer 23 is offered, and the gate oxide film 31 and the 1st electric conduction film 42 are formed one by one on the aforementioned semiconductor layer 23. Patterning of the electric conduction film 42 and the gate oxide film 31 of the above 1st is carried out so that it may have a line form (refer to drawing 17).

[0028] The source and the drain fields 36 and 37 are formed in the semiconductor layer part of the both sides of the electric conduction film 42 of the above 1st of the ion-implantation process using the 1st electric conduction film 42 by which patterning was carried out faforementioned 1 as a mask.

[0029] It is formed so that the mask pattern 50 which consists of a photoresist may cover an active region AR to the aforementioned

[0030] With reference to drawing 14, an active region AR is limited by \*\*\*\*\*\*\*\*\*ing until it embeds a part for the semiconductor layer exposed using the aforementioned mask pattern (un-illustrating) and an oxide film 22 is exposed. At this time, between the aforementioned etching, it is formed so that gate electrode pattern 42a in which it \*\*\*\*\*\*\*\*\*\*\*\*\*, consequently the 1st electric conduction film and gate etching, it is formed so that gate electrode pattern 42a in which it \*\*\*\*\*\*\*\*\*\*\*, consequently the 1st electric conduction film and gate oxide-film portion which were formed on the field field FR have [ both ] a gate oxide film may be arranged only on the aforementioned oxide-film portion AR. After an appropriate time, the aforementioned mask pattern is removed.

[0031] <u>Drawing 18</u> is a plan corresponding to aforementioned <u>drawing 14</u> which shows the result of the aforementioned process. As shown in drawing, the aforementioned gate electrode pattern 42a is arranged only on an active region AR.

[0032] With reference to drawing 15, the vacuum evaporations of the oxide film 33 is carried out to the aforementioned result lifter, and it is ground by the CMP process until the upper surface of the aforementioned gate electrode pattern 42a is exposed after that.

[0033] With reference to <u>drawing 16</u>, the vacuum evaporationo of the 2nd electric conduction film is carried out to the aforementioned [0033] With reference to <u>drawing 16</u>, the vacuum evaporationo of the 2nd electric conduction film of the above 2nd after that. The result lifter, and gate electrode line 44a is formed by carrying out patterning of the electric conduction film of the above 2nd after that. The aforementioned gate electrode line 44a is formed so that the gate electrode pattern respectively formed on the adjoining active region AR aforemented by the cindle tier like the previous example may be linked.

arranged by the single tier like the previous example may be linked.

[0034] The aforementioned gate electrode line 44a can be formed with the different quality of the material from the aforementioned gate electrode pattern 42a is formed by the polysilicon contest film, as for electrode pattern 42a. For example, when the aforementioned gate electrode film is desirable.

the aforementioned gate electrode line 44a, forming by the metal silicide film is desirable.

[0035] Moreover, the aforementioned gate electrode line 44a can be formed with the same quality of the material as the aforementioned gate electrode pattern 42a. In this case, since the gate oxide film 31 as shown in drawing 19 by incorrect alignment is exposed at the time of etching for forming the aforementioned gate electrode line 44a, the reliability of an element falls. Therefore, when formed with the same of etching for forming the aforementioned gate electrode pattern 42a, it is desirable [ the aforementioned gate line 44a ] to be formed quality of the material as the aforementioned gate electrode pattern 42a so that exposure of the gate oxide film 31 by incorrect alignment may be prevented.

[0036] In addition, it is possible to Oshi to carry out change implementation within limits which this invention is not limited to the aforementioned example and do not deviate from the meaning of this invention.

[Effect of the Invention] Above, like explanation, a gate electrode is arranged only on an active region, and since this invention was constituted so that the edge might not be covered, it can prevent generating of the leakage current by the edge effect. Thereby, the increase in an OFF leakage current can be prevented and an element property and reliability can be raised.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. \*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **TECHNICAL FIELD**

[The technical field to which invention belongs] Especially this invention relates to the silicon-on-insulator desubstrate which can suppress the leakage current generated at the edge of an active region, and its manufacture method about a SOI (Silicon-On-Insulator) element and its manufacture method.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

#### **PRIOR ART**

[Description of the Prior Art] In recent years, the semiconductor accumulation technology using the SOI substrate which consists of a laminated structure of a base substrate, an embedding oxide film, and a semiconductor layer attracts attention with highly-efficient-izing of a semiconductor device instead of the silicon substrate which consists of bulk silicon. This is because the element (a silicon-on-insulator desubstrate is called hereafter) formed in the aforementioned SOI substrate has advantages, such as reduction of improvement in the speed by reduction in a junction capacitance (Junction Capacitance), low-battery-izing by reduction in threshold voltage (Threshold Voltage), and the latch-rise (Latch-Up) by perfect isolation, as compared with the element formed in the usual single-crystal-silicon

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. \*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# EFFECT OF THE INVENTION

[Effect of the Invention] Above, like explanation, a gate electrode is arranged only on an active region, and since this invention was constituted so that the edge might not be covered, it can prevent generating of the leakage current by the edge effect. Thereby, the increase in an OFF leakage current can be prevented and an element property and reliability can be raised.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

# **TECHNICAL PROBLEM**

[Problem(s) to be Solved by the Invention] However, by covering the edge of the aforementioned active region AR by the aforementioned gate electrode 12, the silicon-on-insulator desubstrate by the conventional technology manufactured using the aforementioned mesa separation method makes a leakage current increase, consequently causes the fall of element properties, such as a fall of drive speed. [0008] In detail, the conventional silicon-on-insulator desubstrate manufactured using the mesa separation method has the gestalt by which the edge of an active region AR was covered by the gate electrode 12, as shown in <u>drawing 2</u>. In this case, if predetermined voltage is impressed to the aforementioned gate electrode 12, the phenomenon which the electric field by the gate concentrate on the edge of the aforementioned active region AR will be caused. However, in order that concentration of the electric field to the edge of this active region AR may cause the phenomenon in which the channel formed in the edge of the aforementioned active region AR carries out a turn-on (Turn-On) ahead of the channel formed in the aforementioned active-region AR inside consequently, when an OFF leakage current (Off-leakage Current) increases, an element property falls.

[0009] <u>Drawing 3</u> is a graph which shows the VG-ID curve to the aforementioned silicon-on-insulator desubstrate. In drawing, a solid line shows an actual VG-ID curve including the effect by the edge, and a dotted line shows the VG-ID curve which eliminated the effect by the edge.

[0010] When the channel generated at the edge of an active region carries out a turn-on ahead of the channel generated in the inside portion with reference to drawing 3, a hump (Hump) occurs with an VG-ID curve. Moreover, if the OFF leakage current at the time of VGS=0V is compared, a leakage current when the effect by the edge shows up is larger than a leakage current when that is not right. [0011] Thus, when manufacturing a silicon-on-insulator desubstrate using a mesa separation method, preventing the increase in the leakage current by the edge effect is the indispensable technical problem which solves an element property fall. [0012] Originated in order that this invention may solve the aforementioned technical problem, the purpose is offering a silicon-on-insulator desubstrate without an edge leakage current. Moreover, other purposes of this invention are offering the manufacture method of a silicon-on-insulator desubstrate without an edge leakage current.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **MEANS**

[Means for Solving the Problem] In order to attain the aforementioned purpose, the silicon-on-insulator desubstrate by this invention A base substrate, an embedding oxide film, and the SOI substrate that consists of a laminated structure of a semiconductor layer; so that an active region may be limited So that a part for this semiconductor layer of the aforementioned field may be touched with the aforementioned embedding oxide film Formed oxide film; A gate electrode pattern with the gate oxide film formed only on the aforementioned active region; so that between the gate electrode patterns formed in each of the active region arranged by source and drain field; and the single tier which were formed in the active region of the aforementioned semiconductor layer of the both sides of the aforementioned gate electrode pattern may be connected The gate electrode line formed on the aforementioned gate electrode pattern and the field field is included.

[0014] Moreover, the manufacture method of the silicon-on-insulator desubstrate by this invention The stage which forms a gate oxide film and the 1st electric conduction film one by one on the stage; aforementioned semiconductor layer which offers the SOI substrate which consists of a laminated structure of a base substrate, an embedding oxide film, and a semiconductor layer; so that an active region may be limited The electric conduction film of the above 1st of this portion of a field field, The stage which carries out the vacuum evaporationo of the oxide film to the stage; aforementioned result lifter which \*\*\*\*\*\*\*\* a part for a gate oxide film and a semiconductor layer; until the 1st electric conduction film which carried out [ aforementioned ] etching is exposed The aforementioned mask pattern is used. The stage which forms the mask pattern of a line gestalt on the electric conduction film of the stage; above 2nd which carries out the vacuum evaporationo of the 2nd electric conduction film on the oxide film by which polish was carried out [ aforementioned ] with the 1st electric conduction film which ground the aforementioned oxide film and carried out the stage; aforementioned etching. The electric conduction film aforementioned semiconductor layer of the both sides of stage; which forms the gate electrode line which links the gate electrode pattern arranged only on the aforementioned active region, and the gate electrode pattern respectively formed on the adjoining active region arranged by the single tier, and the aforementioned gate electrode line, respectively The source And the stage which forms a drain field is

[0015] Furthermore, the manufacture method of the silicon-on-insulator desubstrate by this invention The stage which forms a gate oxide film and the 1st electric conduction film one by one on the stage; aforementioned semiconductor layer which offers the SOI substrate which consists of a laminated structure of a base substrate, an embedding oxide film, and a semiconductor layer, so that an electric conduction line may be formed The stage which forms the source and a drain field respectively in the aforementioned semiconductor layer of the both sides of the stage; aforementioned electric conduction line which carries out patterning of the electric conduction film and the aforementioned gate oxide film of the above 1st; so that an active region may be limited By \*\*\*\*\*\*\*\*ing, an electric conduction line and a semiconductor layer with the gate oxide film on a field field The stage which carries out the vacuum evaporationo of the oxide film to the stage; aforementioned result lifter which forms a gate electrode pattern only on an active region; until the aforementioned gate electrode pattern is exposed The stage which forms the gate electrode line which links the gate electrode pattern respectively formed on the adjoining active region arranged by the single tier on stage; which grinds the aforementioned oxide film, the aforementioned gate electrode pattern, and the oxide film is included.

[0016] By referring to the following explanation and a drawing, it is better and an understanding of this invention and the form of the operation is attained.

[0017]

[Embodiments of the Invention] Hereafter, based on an accompanying drawing, the suitable example of this invention is explained in detail. Drawing 4 or drawing 9 is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by the example of

[0018] The SOI substrate 30 which consists of a laminated structure of the semiconductor layer 23 which is arranged on the embedding oxide film 22 which is arranged with reference to drawing 4 on the base substrate 21 which supports the whole, and the aforementioned base substrate 21, and offers perfect isolation, and the aforementioned embedding oxide film 22, and offers an active region is offered. The aforementioned SOI substrate 30 has an active region AR and the field field FR. As for the aforementioned semiconductor layer 23, it is desirable to have the thickness of 100-5,000A. The gate oxide film 31 is formed on the aforementioned semiconductor layer 23, and the vacuum evaporationo of the 1st electric conduction film 32 is carried out on the aforementioned gate oxide film 31. The electric conduction film 32 of the above 1st is a polysilicon contest film desirably.

[0019] It is limited by the mesa separation method which \*\*\*\*\*\*\*\*s until the aforementioned embedding oxide film 22 exposes a part for the 1st electric conduction film portion by which the active region AR in which an element is formed was formed on the field field FR, a gate oxide-film portion, and a semiconductor layer with reference to  $\frac{drawing 5}{drawing 5}$ . Drawing 10 is a plan corresponding to  $\frac{drawing 5}{drawing 5}$ . As shown in drawing, the 1st electric conduction film 32 which carried out [ aforementioned ] etching remains only on the aforementioned active region AR.

[0020] With reference to drawing 6, the vacuum evaporation of the 1st electric conduction film 32 in which the oxide film 33 carried out [ aforementioned ] etching is completely carried out to the aforementioned result lifter by sufficient thickness about a wrap. Then, the aforementioned oxide film 33 is ground by the CMP (Chemical Mechanical Polishing) process until the 1st electric conduction film 32 which carried out [ aforementioned ] etching is exposed. Consequently, the aforementioned oxide film 33 remains only on the field field FR. [0021] With reference to drawing 7, vacuum evaporationo is carried out on the oxide film 33 and the 1st electric conduction film 32 which carried out [ aforementioned ] etching with which polish of the 2nd electric conduction film 34 was carried out [ aforementioned ]. Here, the electric conduction film 34 of the above 2nd is matter which is the same matter as the electric conduction film 32 of the above 1st, or is different. For example, if the electric conduction film 32 of the above 1st is a polysilicon contest film, as for the electric conduction film 34

of the above 2nd, it is desirable that it is a metal silicide film. The mask pattern 35 which consists of a photoresist is formed with a line gestalt on the electric conduction film 34 of the above 2nd.

[0022] With reference to drawing 8, when gate electrode line 34a and gate electrode pattern 32a \*\*\*\*\*\*\* the 2nd electric conduction film, the 1st electric conduction film, and a gate oxide film, using the aforementioned mask pattern (un-illustrating) as an etching mask, it is formed. After an appropriate time, the aforementioned mask pattern is removed.

[0023] Here, since the 1st electric conduction film which remained on the active region AR is formed by \*\*\*\*\*\*\*\*\*\*\*\*ing, the aforementioned gate electrode pattern 32a is arranged only on the aforementioned active region AR. On the other hand, the aforementioned gate electrode line 34a is arranged also on the field field FR as well as an aforementioned gate electrode pattern 32a top so that between the gate electrode patterns respectively formed on the adjoining active region AR arranged by the single tier may be connected mutually [ drawing 11 (a) and 11 (b)].

[0024] With reference to drawing 9, the source and the drain fields 36 and 37 are formed in the semiconductor layer part of the both sides of the aforementioned gate electrode line 34a of the ion-implantation process using the aforementioned gate electrode line 34a as a mask. Consequently, a silicon-on-insulator desubstrate like a transistor is completed.

[0025] In the silicon-on-insulator desubstrate by this invention manufactured according to the aforementioned process, since the gate electrode which consists of a gate electrode pattern and a gate electrode line is only formed only on an active region and is formed in the structure which does not cover the edge of an active region, the leakage current by the turn-on of the channel being previously carried out at the edge of the aforementioned active region is not generated. Therefore, since the silicon-on-insulator desubstrate by this invention can prevent the increase in the OFF leakage current by the edge effect, it can raise the property and reliability.

[0026] <u>Drawing 12</u> or <u>drawing 16</u> is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by other examples of this invention. Here, the same sign shows the same portion as a previous example.

[0027] With reference to drawing 12, the SOI substrate 30 which consists of a laminated structure of the base substrate 21, the embedding oxide film 22, and the semiconductor layer 23 is offered, and the gate oxide film 31 and the 1st electric conduction film 42 are formed one by one on the aforementioned semiconductor layer 23. Patterning of the electric conduction film 42 and the gate oxide film 31 of the above 1st is carried out so that it may have a line form (refer to drawing 17).

[0028] The source and the drain fields 36 and 37 are formed in the semiconductor layer part of the both sides of the electric conduction film 42 of the above 1st of the ion-implantation process using the 1st electric conduction film 42 by which patterning was carried out [aforementioned] as a mask.

[0029] It is formed so that the mask pattern 50 which consists of a photoresist may cover an active region AR to the aforementioned

[0030] With reference to drawing 14, an active region AR is limited by \*\*\*\*\*\*\*\*\*\*ing until it embeds a part for the semiconductor layer exposed using the aforementioned mask pattern (un-illustrating) and an oxide film 22 is exposed. At this time, between the aforementioned etching, it is formed so that gate electrode pattern 42a in which it \*\*\*\*\*\*\*\*\*\*\*\*, consequently the 1st electric conduction film and gate oxide-film portion which were formed on the field field FR have [ both ] a gate oxide film may be arranged only on the aforementioned active region AR. After an appropriate time, the aforementioned mask pattern is removed.

[0031] <u>Drawing 18</u> is a plan corresponding to aforementioned <u>drawing 14</u> which shows the result of the aforementioned process. As shown in drawing, the aforementioned gate electrode pattern 42a is arranged only on an active region AR.

[0032] With reference to drawing 15, the vacuum evaporation of the oxide film 33 is carried out to the aforementioned result lifter, and it is ground by the CMP process until the upper surface of the aforementioned gate electrode pattern 42a is exposed after that.

[0033] With reference to drawing 16, the vacuum evaporation of the 2nd electric conduction film is carried out to the aforementioned result lifter, and gate electrode line 44a is formed by carrying out patterning of the electric conduction film of the above 2nd after that. The aforementioned gate electrode line 44a is formed so that the gate electrode pattern respectively formed on the adjoining active region AR arranged by the single tier like the previous example may be linked.

[0034] The aforementioned gate electrode line 44a can be formed with the different quality of the material from the aforementioned gate electrode pattern 42a. For example, when the aforementioned gate electrode pattern 42a is formed by the polysilicon contest film, as for the aforementioned gate electrode line 44a, forming by the metal silicide film is desirable.

[0035] Moreover, the aforementioned gate electrode line 44a can be formed with the same quality of the material as the aforementioned gate electrode pattern 42a. In this case, since the gate oxide film 31 as shown in drawing 19 by incorrect alignment is exposed at the time of etching for forming the aforementioned gate electrode line 44a, the reliability of an element falls. Therefore, when formed with the same quality of the material as the aforementioned gate electrode pattern 42a, it is desirable [ the aforementioned gate line 44a ] to be formed more sharply than the aforementioned gate electrode pattern 42a so that exposure of the gate oxide film 31 by incorrect alignment may be recovered.

[0036] In addition, it is possible to Oshi to carry out change implementation within limits which this invention is not limited to the aforementioned example and do not deviate from the meaning of this invention.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **DESCRIPTION OF DRAWINGS**

[Brief Description of the Drawings]

[Drawing 1] It is the plan showing the silicon-on-insulator desubstrate by the conventional technology manufactured using the mesa separation method.

[Drawing 2] It is the cross section which meets the II-II'line shown in drawing 1 for explaining the manufacture method of the aforementioned silicon-on-insulator desubstrate.

[Drawing 3] It is the VG-ID curve which shows the change of drain current to a gate voltage.

[Drawing 4] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by the example of this invention.

[Drawing 5] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by the example of this invention.

[Drawing 6] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by the example of this invention.

[Drawing 7] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by the example of this invention.

[Drawing 8] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by the example of this

[Drawing 9] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by the example of this invention.

[Drawing 10] It is a plan corresponding to drawing 5.

[Drawing 11] (a) is a plan corresponding to drawing 8, and (b) is a cross section which meets the Y-Y'line of (a).

Drawing 12 It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by other examples of this invention.

[Drawing 13] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by other examples of this invention.

[Drawing 14] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by other examples of this

[Drawing 15] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by other examples of this

[Drawing 16] It is a cross section for explaining the manufacture method of the silicon-on-insulator desubstrate by other examples of this

[Drawing 17] It is a plan corresponding to drawing 12.

[Drawing 18] It is a plan corresponding to drawing 14.

[Drawing 19] It is the cross section showing the state where the incorrect alignment between the gate electrode lines and gate \*\* patterns which were formed of other examples of this invention occurred.


[Description of Notations]


- 21 Base Substrate
- 22 Embedding Oxide Film
- 23 Semiconductor Layer
- 30 SOI Substrate
- 31 Gate Oxide Film
- 32 42 1st electric conduction film
- 32a, 42a Gate electrode pattern
- 33 Oxide Film
- 34 2nd Electric Conduction Film
- 34a, 44a Gate electrode line
- 35 50 Mask pattern
- 36 Source Field
- 37 Drain Field


Japan Patent Office is not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.


# **DRAWINGS**















[Drawing 6]













(b)





[Drawing 17]

